

Lecture 5 MOSFET

Present by : Thawatchai Thongleam
Faculty of Science and Technology
Nakhon Pathom Rajabhat University

Outline

- 5.1 Structure and Physical Operation of the Enhancement-Type MOSFET
- 5.2 Current-Voltage Characteristic of the Enhancement MOSFET
- 5.3 MOSFET Circuit at DC
- 5.4 The MOSFET as an Amplifier
- 5.5 Biasing in MOS Amplifier Circuits

Field Effect (MOS) Transistor





Figure 6.1 (a) Hypothetical semiconductor device, (b) operation as a capacitor, (c) current flow as a result

Field Effect (MOS) Transistor



Typically $L = 1$ to $10 \mu\text{m}$, $W = 2$ to $500 \mu\text{m}$, and the thickness of the oxide layer is in the range of 0.02 to $0.1 \mu\text{m}$.

Structure of MOSFET





Figure 6.2 (a) Structure of MOSFET, (b) side view, (c) circuit symbol.

Symbol of MOSFET



n-channel enhancement-type MOSFET

p-channel enhancement-type MOSFET




Figure 6.3 Typical dimensions of today's MOSFETs.

MOSFET with gate voltage




Figure 6.5 (a) MOSFET with gate voltage, (b) formation of depletion region, (c) formation of channel.




Figure 6.8 (a) MOSFET with gate and drain voltages, (b) I_D - V_G characteristic, (c) I_D - V_D characteristic, (d) I_D - V_D characteristics for various gate voltages .




Figure 6.9 (a) I_D - V_G characteristics for different channel lengths, (b) I_D - V_D characteristics for different channel lengths, (c) I_D - V_G characteristics for different oxide thicknesses, (d) I_D - V_D characteristics for different oxide thicknesses.




Figure 6.10 (a) Dimensions of a MOSFET (W and L are under circuit designer's control.), (b) I_D characteristics for different values of W , (c) equivalence to devices in parallel.







Figure 6.12 (a) Pinchoff, (b) variation of length with drain voltage, (c) detailed operation near the drain.

n-channel enhancement-type MOSFET with v_{GS} and v_{DS} applied and with the normal directions of current flow



The i_D - v_{DS} characteristics for a device with $V_t = 1$ V and $k'_n(W/L) = 0.5$ mA/V².

Effect of v_{DS} on i_D in the saturation region.



The MOSFET parameter V_A is typically in the range of 30 to 200 V.




Figure 6.21 Overall MOS characteristic.





Figure 6.22 Illustration of triode and saturation regions based on the gate and drain voltages.


MOSFET as an amplifier.



Small Signal


Instantaneous voltages

v_{GS} and v_D




Sample Circuit

MOSFET current mirror.




Output characteristic of the current current mirror \mathcal{Q}_2 is matched to \mathcal{Q}_1 .





5.1 Current-Voltage Characteristic of enhancement MOSFET

Current-Voltage Characteristic of enhancement MOSFET



- 1. MOSFET ไม่ทำงาน (Cutoff Region)
- 2. MOSFET ทำงานในช่วงไม่อิมตัว (Non-Saturation Region) หรือช่วงเส้น (Linear Region) หรือ (Triode Region)
- 3. MOSFET ทำงานในช่วงอิมตัว (Saturation Region)

5.2 DC Bias MOSFET




$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

โดยที่

- μ_n = ค่าสภาพความคล่องตัวของไฮดรอยด์กอรอนที่ผิว (Surface Mobility of Carrier)
- C_{ox} = ค่าความจุไฟฟ้าต่อพื้นที่ของเกตออกไซด์ (Capacitance per unit area of the gate)
- W = ความกว้างของแซลเคนด (Channel Width)
- L = ความยาวของแซลเคนด (Channel Length)
- V_{GS} = แรงดันไฟฟ้าระหว่างเกตกับซ็อกส (Gate-Source Voltage)
- V_{DS} = แรงดันไฟฟ้าระหว่างเดรนกับซ็อกส (Drain-Source Voltage)
- V_{th} = แรงดันขีดเริ่ม (Threshold Voltage)
- I_D = กระแสเดรน (Drain Current)

DC Bias MOSFET (con)



- 1. MOSFET ไม่ทำงาน (Cutoff Region)

$$I_D = 0 \quad V_{GS} < V_{th}$$

- 2. MOSFET ทำงานในช่วงไม่อิมตัว (Non-Saturation Region) หรือช่วงเชิงเส้น (Linear Region) หรือ (Triode Region)

$$I_D = \mu_n C_{ox} \left(\frac{W}{L} \right) \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{GS} > V_{th} \quad 0 < V_{DS} < (V_{GS} - V_{th})$$

DC Bias MOSFET (Con)

- 3. MOSFET ทำงานในช่วงอิมตัว (Saturation Region)

$$I_D \approx \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_{th}) V_{DS}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2$$

$$k'_n = \frac{1}{2} \mu_n C_{ox}$$

$$I_D = k'_n \frac{W}{L} (V_{GS} - V_t)^2$$

$$K_n = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$$

$$\boxed{I_D = K_n (V_{GS} - V_t)^2}$$

Example 6.6

Calculate the bias current of M_1 in Fig. 6.23. Assume $\mu_n C_{ox} = 100 \mu\text{A}/\text{V}^2$ and $V_{TH} = 0.4 \text{ V}$. If the gate voltage increases by 10 mV, what is the change in the drain voltage?




Figure 6.23 Simple MOS circuit.

Solution

It is unclear a priori in which region M_1 operates. Let us assume M_1 is saturated and proceed. Since $V_{GS} = 1 \text{ V}$,

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \quad (6.18)$$

$$= 200 \mu\text{A}. \quad (6.19)$$

We must check our assumption by calculating the drain potential:

$$V_X = V_{DD} - R_D I_D \quad (6.20)$$

$$= 0.8 \text{ V}. \quad (6.21)$$

The drain voltage is lower than the gate voltage, but by less than V_{TH} . The illustration in Fig. 6.22 therefore indicates that M_1 indeed operates in saturation.

If the gate voltage increases to 1.01 V, then


$$I_D = 206.7 \mu\text{A}, \quad (6.22)$$

lowering V_X to


$$V_X = 0.766 \text{ V}. \quad (6.23)$$

Fortunately, M_1 is still saturated. The 34-mV change in V_X reveals that the circuit can *amplify* the input.


Ex 5.1 Design the circuit of figure at $I_D = 0.4 \text{ mA}$ and $V_D = +1 \text{ V}$.
The NMOS transistor has $V_t = 2 \text{ V}$ $K_n = k'_n(W/L) = 0.4 \text{ mA/V}^2$




Ex 5.3 Circuit of figure $V_D = 0.1 \text{ V}$. The NMOS transistor has $V_t = 1 \text{ V}$, $K_n = k'_n(W/L) = 1 \text{ mA/V}^2$




Ex 5.2 Design the circuit of figure at $I_D = 0.4 \text{ mA}$. Find value R and dc voltage V_D . The NMOS transistor has $V_t = 2 \text{ V}$
 $K_n = k'_n(W/L) = 0.1 \text{ mA/V}^2$



Ex 5.4 find I_D , V_D , V_S and V_{DS} . The NMOS transistor has $V_t = 1 \text{ V}$, $K_n = k'_n(W/L) = 0.5 \text{ mA/V}^2$



Ex 5.5 Design the circuit of figure $K_n = k'_n(W/L) = 1 \text{ mA/V}^2$



Ex 5.7 Find V_{GS} , I_D and V_{DS} on circuit




Figure 4.31 Circuit for Example 4.9.

Example 6.15

In the circuit of Fig. 6.33, determine the region of operation of M_1 as V_1 goes from V_{DD} to zero. Assume $V_{DD} = 2.5 \text{ V}$ and $|V_{TH}| = 0.5 \text{ V}$.




Figure 6.33 Simple PMOS circuit.

Solution

For $V_1 = V_{DD}$, $V_{GS} = 0$ and M_1 is off. As V_1 falls and approaches $V_{DD} - |V_{TH}|$, the gate-source

เอกสารอ้างอิง (Reference)

1. Adel S. Sedra, Kenneth C. Smith "Microelectronic Circuit"
2. Pual R. Gray and Robert G. Mayer "Analysis and Design of Integrated Circuit"
3. ผศ.สักรียา ชิตวงศ์ "วิศวกรรมอิเล็กทรอนิกส์"
4. รศ.ดร.ยุ พชนา กุ ลวิ ทิ ต "เอกสารประกอบการสอน วิ ชาวงจร อิ เล็กทรอนิกส์ "

Thank you