

มหาวิทยาลัยราชภัฏนครปฐม Nakhon Pathom Rajabhat University

## Lecture 5 Differential and Multistage Amplifiers

Thawatchai Thongleam Program in Electronics Engineering Faculty of Science and Technology Nakhon Pathom Rajabhat University



## Outline

- The BJT Differential Pair
- Small Signal Operation of The BJT Differential Amplifier
- Other Nonideal Differential Amplifier
- Biasing in BJT Integrated Circuit
- BJT Differential Amplifier
- MOS Differential Amplifiers
- Multistage Amplifiers









Figure 10.1 (a) CE stage powered by a rectifier, (b) ripple on supply voltage, (c) effect at output, (d) ripple and signal paths to output.





ร**ูปที่** 5.2 การใช้วงจรขยาย CE สองภาคเพื่อกำจัดผลกระทบของริปเปิล











# 5.2 Signal

- สัญญาณโหมดผลต่าง (Differential mode signal) คือ ระดับของสัญญาณที่วงจรที่มีค่า แตกต่างกัน
- สัญญาณโหมคร่วม (Common mode signal) คือ ระคับของสัญญาณที่วงจรใช้ร่วมกัน



# 5.2 Differential Mode Signals











## 5.3 Common Mode Signals





## 5.3 Common Mode Signals





## 5.4 Differential pair



รูปที่ 5.6 วงจรขยายคู่ผลต่าง (ก) ใบโพล่า (ข) มอสเฟต



## 5.5 Input CM Noise with Ideal Tail Current





#### 5.6 Input CM Noise with Non-ideal Tail Current





## 5.7 Comparison



both cases are the same. So for small input CM noise, the differential pair is not affected.



### MOSFET Differential Amplifier.

- Signal analysis of differential amplifier
  - differential mode signal analysis
  - common mode signal analysis



**Fig 5.12** The basic MOS differential-pair configuration.



















































#### MOS Differential Pair's Large-Signal Response





#### MOS Differential Pair's Small-Signal Response





#### MOS Differential Pair's Large-Signal Response



$$I_{D1} - I_{D2} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left( V_{in1} - V_{in2} \right) \sqrt{\frac{4I_{SS}}{\mu_n C_{ox}} \frac{W}{L}} - \left( V_{in1} - V_{in2} \right)^2$$









## $A_{vd}$ and $A_{vc}$



$$V_{outd} = V_{outd1} - V_{outd2} = A_{vd}V_{id}$$



#### Small-Signal Analysis of MOS Differential Pair



$$V_{outd1} = -g_{m1}R_D \frac{V_{id}}{2}$$

$$V_{outd\,2} = -g_{m2}R_D\left(-\frac{V_{id}}{2}\right)$$



#### Virtual Ground and Half Circuit



$$g_m = g_{m1} = g_{m2} = \sqrt{\mu_n c_{ox} \frac{W}{L}} I_{SS}$$

$$V_{outd} = V_{outd1} - V_{outd2} = -g_m R_D V_{id}$$

$$A_{vd} = \frac{V_{outd}}{V_{id}} = -g_m R_D$$



#### Small-Signal Response



$$A_{vd} = -g_m R_D$$

• Similar to its bipolar counterpart, the MOS differential pair exhibits the same virtual ground node and small signal gain.


# MOS Differential Pair Half Circuit Example I





# MOS Differential Pair's Common-Mode Response



$$V_{outc1} = V_{outc2} = V_{outc}$$

$$V_{outc1} = V_X$$
,  $V_{outc2} = V_Y$ 

$$V_X = V_Y = V_{DD} - R_D \frac{I_{SS}}{2}$$

$$I_{D1} = I_{D2} = \frac{I_{SS}}{2}$$

• Similar to its bipolar counterpart, MOS differential pair produces zero differential output as  $V_{CM}$  changes.



# Common-Mode Response, A<sub>CM-DM</sub>







# CS Stage with Degeneration



Figure 7.14 (a) CS stage with degeneration, (b) small-signal model.

$$v_{in} = v_1 + g_m v_1 R_S \tag{7.64}$$

and hence

$$v_1 = \frac{v_{in}}{1 + g_m R_S}.$$
(7.65)

Since  $g_m v_1$  flows through  $R_D$ ,  $v_{out} = -g_m v_1 R_D$  and

$$\frac{v_{out}}{v_{in}} = -\frac{g_m R_D}{1 + g_m R_S}$$
(7.66)
$$= -\frac{R_D}{\frac{1}{g_m} + R_S},$$
(7.67)

a result identical to that expressed by (5.157) for the bipolar counterpart.



# Common-Mode Response, A<sub>CM-DM</sub>





$$V_{outc1} = V_{outc2} \cong -\frac{g_m R_D}{1 + 2g_m R_{SS}} V_{ic}$$



# Common-Mode Response

$$A_{vc} = \frac{V_{outc}}{V_{ic}} \cong -\frac{g_m R_D}{1 + 2g_m R_{SS}}$$



# BJT Differential Amplifier.

- Differential Amplifier analysis
  - differential mode signal analysis
  - common mode signal analysis



**Fig. 7.12** The basic BJT differential-pair configuration.



# Large Signal Analysis



- $V_{BE} = V_T \ln(I_C/I_S)$  $I_{C1} + I_{C2} = I_{EE}.$
- $V_{out1} = V_{CC} R_C I_{C1}$  $V_{out2} = V_{CC} R_C I_{C2}$

$$V_{out} = V_{out1} - V_{out2}$$
  
=  $-R_C (I_{C1} - I_{C2}).$ 







# Small Signal Analysis















$$v_{in1} - v_{\pi 1} = v_P = v_{in2} - v_{\pi 2}$$
$$\frac{v_{\pi 1}}{r_{\pi 1}} + g_{m1}v_{\pi 1} + \frac{v_{\pi 2}}{r_{\pi 2}} + g_{m2}v_{\pi 2} = 0.$$

With 
$$r_{\pi 1} = r_{\pi 2}$$
 and  $g_{m 1} = g_{m 2}$ , (10.82) yields

$$v_{\pi 1} = -v_{\pi 2}$$

and since  $v_{in1} = -v_{in2}$ , (10.81) translates to



$$v_{out1} = -g_m R_C v_{in1}$$

$$v_{out2} = -g_m R_C v_{in2}.$$

$$\frac{v_{out1} - v_{out2}}{v_{in1} - v_{in2}} = -g_m R_C$$

# Contrast Between MOS and Bipolar Differential Pairs



• In a MOS differential pair, there exists a finite differential input voltage to completely switch the current from one transistor to the other, whereas, in a bipolar pair that voltage is infinite.



# The effects of Doubling the Tail Current



• Since  $I_{SS}$  is doubled and W/L is unchanged, the equilibrium overdrive voltage for each transistor must increase by to accommodate this charge, thus  $\Delta V_{in,max}$  increases by as well. Moreover, since  $I_{SS}$  is doubled, the differential output swing will double.

# The effects of Doubling W/L





• Since W/L is doubled and the tail current remains unchanged, the equilibrium overdrive voltage will be lowered by  $\sqrt{2}$  to accommodate this change, thus  $\Delta V_{in,max}$  will be lowered by as well. Moreover, the differential output swing will remain unchanged since neither  $I_{SS}$  nor  $R_D$  has changed

#### Example 10.10

Compute the differential gain of the circuit shown in Fig. 10.16(a), where ideal current sources are used as loads to maximize the gain.



#### Solution

With ideal current sources, the Early effect in  $Q_1$  and  $Q_2$  cannot be neglected, and the half circuits must be visualized as depicted in Fig. 10.16(b). Thus,

$$v_{out1} = -g_m r_O v_{in1} \tag{10.90}$$

$$v_{out2} = -g_m r_O v_{in2} \tag{10.91}$$

$$\frac{v_{out1} - v_{out2}}{v_{in1} - v_{in2}} = -g_m r_O.$$

#### Example 10.11

Figure 10.17(a) illustrates an implementation of the topology shown in Fig. 10.16(a). Calculate the differential voltage gain.



#### Solution

Noting that each pnp device introduces a resistance of  $r_{OP}$  at the output nodes and drawing the half circuit as in Fig. 10.17(b), we have



$$\frac{v_{out1} - v_{out2}}{v_{in1} - v_{in2}} = -g_m(r_{ON}||r_{OP}),$$

where  $r_{ON}$  denotes the output impedance of the npn transistors.



#### Exercise

Calculate the gain if  $Q_3$  and  $Q_4$  are configured as diode-connected devices.







# Common Mode Rejection Ratio : CMRR

 Common mode rejection ratio (CMRR) คือ อัตราการกำจัด สัญญาณโหมดร่วม

$$CMRR = \frac{A_{vd}}{A_{vc}}$$

MOSFET BJT  

$$CMRR = 1 + 2g_m R_{SS}$$
  $CMRR = 1 + 2g_m R_{EE}$ 

#### Ex 7.1 $V_{DD} = V_{SS} = 1.5 \text{ V}$ , $R_D = 2.5 \text{ k}$ and $M_1 = M_2 \text{ has } K_N = 2 \text{ mA}/\text{V}^2$ $V_{TH} = 0.5 \text{ V}$ and $I_{SS} = 0.4 \text{ mA}$ Find $V_{out}$

มหาวิทยาลัย ราชภัภนครปรม





Ex 7.2  $V_{DD} = V_{SS} = 1.5$  V,  $R_D = 2.5$  k and  $M_1 = M_2$  has  $K_N = 2$  mA/V<sup>2</sup>  $V_{TH} = 0.5$  V and  $I_{SS} = 0.4$  mA Find  $V_{out}$ 





Ex 7.3  $V_{DD} = V_{SS} = 1.5 \text{ V}$ ,  $R_D = 2.5 \text{ k}$  and  $M_1 = M_2 \text{ has } K_N = 2 \text{ mA/V}^2$  $V_{TH} = 0.5 \text{ V}$  and  $I_{SS} = 0.4 \text{ mA Find } V_{out}$ 





# Offset Voltage to compensate

 สาเหตุที่เกิดแรงดันออฟเซตคือค่าความต้านทานของโหลด และค่า K<sub>N</sub> และ V<sub>TH</sub> ของ มอสที่เป็นคู่ผลต่างไม่เท่ากัน



Figure 7.25 (a) The MOS differential pair with both inputs grounded. Owing to device and resistor mismatches, a finite dc output voltage  $V_O$  results. (b) Application of a voltage equal to the input offset voltage  $V_{OS}$  to the terminals with opposite polarity reduces  $V_O$  to zero.



# Active Loads

- Active load maintains bias current I
- Active load has high impedance













# Active Load

- Active Load in Saturation
- Without any input





# Active Load

• The current generated by differential input will only flow to the load





# Active Load

• In practice, leakage from Drain to Source





# Reference

# 1. Adel S. Sedra, Kenneth C. Smith "Microelectronic Circuit"

# 2. Pual R. Gray and Robert G. Mayer "Analysis and Design of Integrated Circuit"



# Thank you